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Abstract—A unified virtual oscillator controller (uVOC) is
proposed, which enables a unified analysis, design, and imple-
mentation framework for both grid-forming (GFM) and grid-
following (GFL) voltage source converters (VSCs). Oscillator
based GFM controllers, such as dispatchable virtual oscillator
control (dVOC), offer rigorous analytical framework with en-
hanced synchronization, but lack effective fault handling capa-
bility which severely limits practical application. The proposed
uVOC facilitates synchronization with an arbitrarily low grid
voltage and fast over-current limiting; this enables effective fault
ride-through unlike existing GFM controllers which typically
switch to a back-up controller during fault. GFM operation with
uVOC is achieved in both grid connected and islanded modes
with seamless transition between the two. In GFL converters,
bidirectional power flow control and DC bus voltage regulation
is achieved with uVOC. No phase-locked-loop (PLL) is required
for either GFL or GFM operation circumventing the synchro-
nization issues associated with PLLs in weak grid applications.
Detail small signal models for GFM and GFL operation have
been developed and systematic design guidelines for controller
parameters are provided. The proposed controller is validated
through hardware experiments in a hybrid AC-DC microgrid.
Index Terms—unified virtual oscillator control, uVOC, os-
cillator based control, grid forming converter, grid following
converter, weak grid, fault ride-through
I. INTRODUCTION
With the increasing penetration of distributed generation
resources into the power system, coordinated control of low-
inertia systems has garnered significant research efforts [1]–
[3]. Grid-forming (GFM) converters (GFMC) are considered
to be a key enabling technology for the future grid with
reduced inertia [4]. The prevalent and most widely investigated
control strategies for GFMCs have been developed based on
mimicking the characteristics of synchronous machines by
voltage source converters (VSCs). Droop control [5], [6],
power synchronization control (PSC) [7], synchronverter [8],
virtual synchronous machine (VSM/VISMA) [9], and syn-
chronous power controller (SPC) [10] are examples of em-
ulation based GFM control methods. Such machine emulation
based methods are beneficial since they facilitate intuitive con-
verter level design and implementation. However, it is yet to
be proven and demonstrated whether machine emulation based
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methods provide the best solution for GFMC control in low-
inertia networks. To circumvent the phasor based approximate
modelling and design, a class of nonlinear time-domain GFM
control methods, offering rigorous analytical framework, have
been recently proposed [11]–[19]. The so-called dispatchable
virtual oscillator control (dVOC), inspired by consensus in
multi-agent networks, offers almost global synchronization
guarantee in a network with an arbitrarily large number of
converters and hence is a promising research direction for
GFMC control in future grids with ultra low inertia. However,
to the best of the authors’ knowledge, no compatible fault ride-
through strategy has been reported for oscillator based GFM
controllers, which severely limits practical application. More-
over, fault-handling in GFM converters, even in conventional
droop based VSCs, remains an open research problem till
date. In a PSC based converter, a backup PLL is run for fault
management; during grid faults the converter control system
switches from PSC to PLL based current controlled operation
[7]. In droop based GFM converters, over-current protection
may be achieved by directly limiting the reference to the inner
current control loop; but this causes wind-up in the outer droop
control loops which eventually leads to loss of synchronization
and instability [20]. As an alternative, switching to PLL based
grid-following operation during faults has been proposed in
[21], [22]; dynamic virtual impedance control and adaptive
droop control during faults were proposed in [23].
For effective fault ride-through, two key capabilities are
required - first, synchronization with arbitrarily low grid
voltage and second, fast over-current limiting (OCL). In this
work, we build on the rigorous synchronization results of
dVOC and propose an oscillator which enables synchroniza-
tion with grid voltage of arbitrary magnitude. The ensuing
controller is labeled as unified virtual oscillator controller
(uVOC). In addition to fault ride-through, this form of the
oscillator enables grid-following operation without a PLL.
Sub-synchronous oscillations or even instability triggered by
PLLs in weak grid conditions [7], [24] are well known which
can be avoided leveraging the proposed controller. Fast OCL
capability is achieved by introducing a series compensator
cascaded with the oscillator. We develop a unified analysis,
control design, and implementation framework for GFM and
GFL operation which enables fault ride-through without the
need for switching to a back-up controller. Furthermore, PLL-
less grid synchronization in GFL converters with bi-directional
power flow control and DC bus voltage regulation is achieved.
It is worth noting that oscillator based time-domain con-
trollers are a class of emerging technology. Performance
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comparison of oscillator based time-domain controllers with
machine emulation based methods can be found in [25],
[26], where significant distinctions in dynamic response are
observed between the two despite identical steady-state droop
settings. In this work, we develop the analysis and design
framework for uVOC building up from the theoretical results
for GFM operation developed in [16]–[19]; performance com-
parison with phasor-domain methods require further compre-
hensive study and is not within the scope of this work.
The rest of the paper is organized as follows: first, a
space vector based nonlinear oscillator is described for grid
synchronization in both GFL and GFM operation. Second, the
overall implementation structure of uVOC including fault man-
agement, emulated virtual impedance and pre-synchronization
method is introduced. Third, through steady state and small
signal analysis, controller design guidelines are presented.
Lastly, simulation and experimental results are presented to
validate the proposed controller.
Figure 1. Simplified VSC system connected to an infinite bus through an
equivalent impedance for controller development.
II. SPACE VECTOR OSCILLATOR (SVO)
The SVO serves as the synchronization unit for uVOC.
For the purpose of development of the SVO, we consider
a simplified VSC system, shown in Fig. 1, connected to an
infinite bus vg = Vgpejωgt through an equivalent impedance
Zeq; the controller implementation in a real VSC is presented
in Section III. Taking average over a switching period, the
switch network can be approximated as a unity-gain block,
i.e., va ≈ v; here, the three-phase voltage [vU vV vW ]T is
represented as a space vector v = vα + jvβ ↔ [vα vβ ]T in
the stationary αβ-reference frame, where j =
√−1 denotes
the imaginary unit. Similar space vector notation is followed
in the discussion that follows. The problem statement can be
defined as to determine a dynamic control law on the converter
output voltage vector v which enables synchronization in GFL
and GFM converters.
Prior to delving into the development of the SVO, we
present a brief review of the time-derivative of the voltage
vector. The voltage vector v = Vp(t)ejθ(t) = Vp(t)ejω(t)t,
shown in Fig. 2, is defined by the instantaneous vector
magnitude Vp(t) and the instantaneous angle θ(t). The rate
of change of Vp(t) and the instantaneous speed ω(t) can be
derived from the time derivative of the space vector as
d
dt
(v) =
[
jω +
1
Vp
d
dt
(Vp)
]
v = Ωv. (1)
Here, (t) is dropped from all instantaneous variables in the
interest of space and this omission will be followed henceforth.
It is worth noting that the imaginary part of Ω denotes
the instantaneous speed of rotation/instantaneous frequency
ω and the real part denotes the normalized rate of change
of vector magnitude. We consider a synchronous reference
frame aligned with v. The real part Re{Ωu} and imaginary
part Im{Ωu} of the time-derivative are exerted on the original
vector v along the d and q axes, respectively.
Figure 2. The real and imaginary parts of the time-derivative are exerted
along the d and q axes on the original space-vector, respectively.
A. Grid Following (GFL) Operation
We consider a control law on the converter output voltage
vector given as
d
dt
(v) = jω0v︸ ︷︷ ︸
Harmonic oscillator
+ η(i0 − i)ejφ︸ ︷︷ ︸
Synchronization feedback
, (2)
where, ω0 denotes the nominal frequency and η > 0 is a design
parameter; φ is another design parameter to rotate the current
error ei = (i0 − i) for a desired droop relation. The current
reference i0 = iα0 + jiβ0 ↔ i0 = [iα0 iβ0]T is obtained using
instantaneous power theory [27] as[
iα0
iβ0
]
=
2
N
× 1
V 2p
[
vα vβ
vβ −vα
] [
P0
Q0
]
, (3)
where, V 2p = v
2
α+v
2
β ; P0 and Q0 denote the real and reactive
power set-points/references, respectively and N denotes the
number of phases, i.e., N = 1 and N = 3 for single and three
phase systems, respectively.
Next, we illustrate the principle of operation of (2). The first
term jω0v corresponding to the harmonic oscillator, is applied
along the q-axis and without the synchronization feedback
term, (2) reduces to a simple harmonic oscillator of dimension
2 which results in a voltage vector rotating at ω0 rad/s
with arbitrary magnitude. The synchronization feedback term
realigns the voltage vector and adjusts the vector magnitude to
track the real and reactive power references. The instantaneous
real and reactive power outputs are given as[
P
Q
]
=
N
2
[
vα vβ
vβ −vα
] [
iα
iβ
]
. (4)
Using (3) and (4), the current error can be obtained as
ei =
(
2
NV 2p
eP
)
v + j
( −2
NV 2p
eQ
)
v = (eiP + jeiQ)v, (5)
where, eP = P0 − P and eQ = Q0 − Q. Evidently, ei can
be decomposed into two components- a d-component eiPv
which corresponds to the error in real power tracking and a q-
component jeiQv corresponding to the error in reactive power
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output. First, we consider φ = pi/2 and substituting ei from
(5) into (2) gives
d
dt
(v) = [j(ω0 + ηeiP )− ηeiQ]v. (6)
Comparing (1) and (6), the dynamics of the instantaneous
frequency and voltage vector magnitude can be obtained as
d
dt
(Vp) = −ηVpeiQ, along d-axis;
ω = ω0 + ηeiP , along q-axis.
(7)
The oscillator voltage vector magnitude is adjusted until equi-
librium is reached along the d-axis as eiQ = 0 ⇐⇒ Q0 = Q.
However, frequency is a network-wide parameter and conse-
quently, along the q-axis, a droop response is observed in the
real power output as
ω = ω0 +
2η
NV 2P
(P0 − P ). (8)
Figure 3. uVOC GFL operation using (2) for P0 6= 0, Q0 = 0, ωg 6= ω0
and - (a) φ = pi/2, (b) φ = 0.
Fig. 3(a) shows an example of converter operation using (2)
for φ = pi/2, P0 6= 0, Q0 = 0, and network/grid frequency
ω = ωg 6= ω0. Using similar analysis, it can be shown that
for φ = 0 (see Fig. 3(b)), accurate tracking of real power
reference is achieved (eiP = 0 ⇐⇒ P = P0) irrespective of
network/grid condition whereas a droop response is obtained
between reactive power and the instantaneous frequency as
ω = ω0 − 2η
NV 2P
(Q0 −Q). (9)
The converter cannot maintain the desired output voltage in
absence of a grid while using (2), instead the converter follows
the grid voltage magnitude; hence, this mode of operation is
denoted as grid-following (GFL) operation. Accurate tracking
of either the real power reference or the reactive power
reference can be achieved depending on the choice of φ;
integral compensation can be used to achieve accurate tracking
of the other. For instance, the real power reference P0 can
be generated dynamically by a closed-loop compensator for
DC bus voltage regulation in an active-front-end rectifier with
φ = pi/2. DC bus voltage regulation is further discussed in
Section V-B. Note that the control law given by (2) appears
similar to stationary frame integral current control [28] uti-
lizing complex signal rotation [29]. However, the distinctions
from conventional PI current regulators become evident once
the current reference i0 is substituted using (3). The proposed
uVOC enables grid synchronization, whereas a PLL is required
to generate the current reference for conventional PI regulators.
uVOC enables to avoid the synchronization issues of PLL in
weak grid conditions.
B. Grid Forming Operation
For GFM operation, the control law on the converter output
voltage vector is taken as
d
dt
(v) = jω0v︸ ︷︷ ︸
Har. osc.
+ µ(V 2p0 − V 2p )v︸ ︷︷ ︸
Magnitude correction
+ η(i0 − i)ejφ︸ ︷︷ ︸
Sync. feedback
, (10)
where, µ > 0 is a design parameter and Vp0 denotes the
nominal set-point for the voltage vector magnitude Vp. The
control law given by (10) is built on the synchronization
results reported in [16]–[19]. The principle of operation can
be explained using the simplified system shown in Fig. 1. The
magnitude correction term is exerted radially along the d-axis
on the voltage vector and it is opposed by either the error
in real power output or the reactive power output depending
on the selection of φ. To illustrate the instantaneous droop
response, first we consider φ = pi/2; Fig. 4(a) shows the cor-
responding operation. Without loss of generality, an arbitrary
current error ei is considered. Using (5), the controller given
by (10), can be rearranged as
d
dt
(v) = [j (ω0 + ηeiP ) + (µev − ηeiQ)]v. (11)
Here, ev = V 2p0 − V 2p . The dynamics along the d and q axes
are obtained as
d
dt
(Vp) = µVp(V
2
p0 − V 2p )− ηVpeiQ, along d-axis;
ω = ω0 + ηeiP , along q-axis.
(12)
Along the d-axis, unlike GFL operation, the voltage vector
magnitude cannot be adjusted freely due to the magnitude
correction term; instead, a nonlinear droop in the instantaneous
magnitude of the output voltage vector is observed which can
be obtained by setting ddt (Vp) = 0 as
V 2p = V
2
p0 +
2η
µNV 2p
(Q0 −Q). (13)
Figure 4. uVOC GFM operation - (a) φ = pi
2
, (b) φ = 0.
It is worth noting that the non-linearity in the droop response
becomes prominent when the system operates far away from
the nominal set-points Q0 and Vp0; close to the nominal
condition, the droop relation can be approximated as linear.
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The closed-form solution for the steady-state voltage is listed
in Appendix A. Along the q-axis, P − ω droop, same as
(8), is obtained. It is worth noting that the droop response is
achieved naturally by the time-domain implementation without
explicit regulation of voltage amplitude and frequency using
the calculated output power which is required in droop based
methods [25].
Using similar analysis, it can be shown that P − V and
Q − ω droop responses are obtained along the d and q axes,
respectively, for φ = 0. Fig. 4(b) shows an example of GFM
operation with φ = 0 for an arbitrary current error ei and
the infinite bus voltage vg. Coupled droop relations among
P,Q, ω, and V can be achieved using φ ∈ (0, pi/2). However,
for faster synchronization φ = 0 and φ = pi/2 should be used
in dominantly resistive and inductive networks, respectively.
The detail derivation of instantaneous droop response for
GFM operation for arbitrary rotation angle φ is provided
in Appendix A. In essence, the harmonic oscillator term
tends to restore the nominal frequency by forcing the voltage
vector v along the q-axis, whereas, the magnitude correction
term forces the voltage vector along the d-axis to restore
the nominal magnitude; however, both are opposed by the
synchronization feedback term based on the instantaneous real
and reactive power output of the converter. Consequently, a
self synchronizing system is obtained.
Figure 5. A three-phase VSC based on uVOC using grid-side current
feedback; alternatively, converter-side current feedback can be used for uVOC
implementation.
III. IMPLEMENTATION OF UVOC
A three-phase voltage source converter (VSC) using uVOC
is shown in Fig. 5. The switching duty-ratio m for the PWM
is generated from uVOC output vc using appropriate scaling
based on the DC bus voltage measurement. The controller,
shown in Fig. 6, is implemented based on space vectors in
stationary αβ-reference frame; either of the converter-side
current or the network/grid-side current feedback can be used
for controller implementation. GFM operation is used in grid-
supporting applications or for decentralized power sharing in
an islanded microgrid. GFL operation should be used for
interfacing non-dispatchable sources or loads, such as motor
drives. Identical control structure is used for GFL and GFM
applications; the controller can transition from GFM to GFL
operation by simply assigning µ = 0. The real power reference
P0 is dynamically generated if DC bus voltage regulation is
desired in GFL applications. The pre-synchronization filter,
marked in green in Fig. 6, is used for soft start-up and
transition from islanded to grid-tied operation. The emulated
virtual impedance (EVI) is used in all modes of operation.
The fault management block generates two signals xf and
xr to enable fault ride-through operation. During normal
operation, defined by {xf = 0, xr = 0}, the controller shown
in Fig. 6, excluding the EVI and the pre-synchronization
components, effectively implements (2) and (10) for GFL and
GFM operations, respectively. Note that the complementary
signal is defined as xf = NOT{xf}. The circular limiter
generates saturated current reference as
i0,sat =
{
i0, |i0| ≤ Im
i0 × (Im/|i0|), otherwise.
(14)
Here, Im denotes the maximum allowable current. Under
normal operating conditions the circular limiter block is
transparent and during fault, marked by |i0| > Im, the
current reference vector is radially limited, i.e., magnitude
is limited keeping the angle unaltered, which enables syn-
chronization during fault. In the following subsections, first,
SVO parameter selection guidelines are developed; the EVI,
single-phase operation, and the fault management block are
explained subsequently. Detailed implementation of the pre-
synchronization filter is presented in Section V-C after we
develop the small-signal model of uVOC.
Figure 6. uVOC implementation; controller components corresponding to
pre-synchronization are marked in green.
A. SVO Parameter Selection
The SVO parameters η and µ are selected based on the
desired steady-state response. For GFM operation, the pa-
rameter selection process begins with the specification such
that the output power of the VSC should be limited to
[−Prated, Prated] and [−Qrated, Qrated] when the voltage
and frequency deviation at the PoC varies within the full
range, i.e., ∆Vg = (V0 − Vg) ∈ [−∆Vmax,∆Vmax] and
∆ωg = (ω0 − ωg) ∈ [−∆ωmax,∆ωmax], respectively, where
V0 = Vp0/
√
(2) and Vg = Vgp/
√
(2) denote the respective
L-N RMS values. Detail derivation of the design method is
provided in Appendix B. Using (35) to (39), the selection of
parameter values are summarised in Table I. The analysis is
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based on the steady-state droop relation at the poles of the
switch network. Due to the LCL filter, the droop response
at the PoC differs from that at the poles of switch network.
However, the design guidelines listed in Table I ensure that
the real and reactive power output at the VSC terminal at
PoC are limited within the rated values for variation of
network frequency and voltage over the full allowable range.
To illustrate the parameter selection process, we consider
the three-phase VSC listed in Table II. The passive filter is
designed to achieve > 65dB ripple attenuation at the switching
frequency which restricts the ripple current below 0.2% of the
rated current. For ∆Vmax = 0.05V0, ∆ωmax = pi rad/s, and
φ = pi/2, η = 16.6253 and µ = 5.2029× 10−4 are obtained.
For network frequency and PoC voltage variation in the full
range, the VSC output real and reactive powers are shown in
Fig. 7. Evidently, over the entire operating range, the converter
output powers are limited within the rated values. The results
in Fig. 7 are obtained numerically from power flow solution for
the LCL filter and the steady-state response of SVO given by
(31) and (32) in Appendix A. Selection of η for GFL operation
is done following identical steps as GFM operation.
Table I
SVO PARAMETER DESIGN
Parameter For φ = pi/2 For φ = 0
η
N∆ωmaxV 2max
Prated
N∆ωmaxV 2max
Qrated
µ
2ηQrated
N [(2V 2max − V 20 )2 − V 40 ]
2ηPrated
N [(2V 2max − V 20 )2 − V 40 ]
Table II
VOLTAGE SOURCE CONVERTER RATINGS
Srated Rated power 10 kVA
Prated Rated real power 9 kW
Qrated Rated reactive power 4.4 kVAR
V0 Nominal (L-N RMS) voltage 120 V
ω0 Nominal frequency 2pi(60) rad/s
fsw Switching frequency 10kHz
fs Sampling frequency 10kHz
La Converter-side inductor 7.78 %pu
Lg Network-side inductor 5.24 %pu
Cf Filter capacitor 8.79 %pu
Figure 7. Real and reactive power outputs of the VSC at PoC are limited
within rated values for frequency and voltage variation at the PoC over the
entire operating range.
B. Emulated Virtual Impedance (EVI)
EVI is used in all modes of operation and has two key
purposes, namely, harmonic compensation and stabilization
of SVO. The converter output impedance can be selectively
increased to very high values at the harmonic frequencies to
suppress harmonic distortion in converter output current origi-
nating from non-ideal effects such as dead-time/blanking time
of power-devices and/or harmonic distortion in network/grid
voltage. EVI is achieved as
vzvx = Zv(s)× ix, ∀x ∈ {α, β};
Zv(s) =
Rvir
(s/ωc + 1)
+
∑
h
−KhωB,hωh
s2 + ωB,hs+ ω2h
, for i = ig;
Zv(s) =
Rvir
(s/ωc + 1)
+
∑
h
KhωB,hs
s2 + ωB,hs+ ω2h
; for i = ia,
(15)
where, Kh and ωB,h denote the desired impedance magnitude
and the bandwidth of the resonant filter at harmonic frequency
ωh, respectively. Note that the resonant parts of Zv(s) are
designed to be inductive or resistive for harmonic suppression
when grid-side current or converter-side current feedback
is used, respectively. Detail design guidelines for harmonic
compensation can be found in [30]. Virtual impedance design
guidelines to compensate harmonic voltage distortion at the
PoC while feeding nonlinear loads can be found in [31].
However, to ensure dynamic stability of the SVO, a virtual
resistance Rvir with a limited bandwidth of ωc is used in both
cases. The control laws given by (2) and (10) are of integral
form; the lack of proportional term leads to poor damping. In
essence, the virtual resistance Rvir constitutes a proportional
compensation and provides the necessary damping. The damp-
ing effect of Rvir through small-signal analysis is illustrated
in Section V-A.
C. Single Phase Operation
uVOC is a vector controller running on both α and β axis.
In a single-phase implementation, the full vector controller
is used. However, the virtual impedance Zv(s) emulation is
required only for the α axis. The feedback signal iβ can be
generated by delaying the actual converter output current iα =
ig or ia by T0/4 = 2pi/(4ω0) and the modulating signal for
PWM is obtained from vcα. All analysis and design guidelines
presented in the following sections are generalized to apply
identically for single phase and three phase applications using
the parameter N .
D. Fault Management
A fault state is latched, i.e., xf is pulled high, once |i| > IT
is detected, where IT denotes the over-current threshold. An
over-current may be triggered in a GFM converter by an
overload or an AC fault while serving local loads; a GFM
or GFL converter can be subjected to over-current in grid-
tied operation due to an upstream fault or voltage sag at the
PoC. The fault state is cleared, i.e., xf is pulled low, when
the terminal voltage vg returns above the low-voltage threshold
VT . Once a fault is detected in a GFM converter, the magnitude
correction term is disabled by the complementary signal xf .
For over-current limiting (OCL), a series compensation is
applied as
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vOL = xrR0(i0,sat − i). (16)
The OCL gain is selected as R0 = ωOCL(La + Lg), where
ωOCL denotes the desired current control bandwidth. The
OCL compensation is critical in limiting current transients.
In addition to the duration of the fault, large current transients
are likely immediately after the fault is cleared. To facilitate
smooth transition into normal operation once the fault is
cleared, the OCL compensation is disabled gradually using
a ramp in xr over a short duration tf . The small signal model
presented in Section IV-B reveals that the OCL compensation
moves the dominant poles of the system very close to the
imaginary axis leading to slower synchronization response.
To circumvent such sluggish response, the synchronization
gain is augmented as ηf = η{1 + xf (R0/τf )} during fault
ride-through; the selection of τf can be made through small
signal analysis to achieve a desired settling time. In fault mode,
the reactive power reference Q0 can be increased to provide
voltage support at the PoC while the converter output current
remains clamped at the maximum allowable value.
IV. SMALL SIGNAL MODEL OF UVOC BASED VSC
Small-signal modeling and analysis is necessary for the
selection different control parameters such as Rvir and the
design of DC bus voltage regulator.
A. Normal Operation
During normal operation, the circular limiter is transparent.
An equivalent model, shown in Fig. 8, of the VSC can
be constructed for small signal analysis. The SVO controls
the power flow between the DC bus and the AC terminal.
The virtual resistance Rvir effectively appears between the
oscillator and the switch network which is necessary to ensure
stability of the SVO regardless of the electromagnetic line-
dynamics owing to variation in the grid-impedance. In the
frequency range of interest, the filter capacitor, the controller
implementation delay, and the effect of the PWM can be
ignored. The total equivalent series resistance including Rvir,
any parasitic resistance in the LCL filter, and the resistive
element in the grid impedance ZN = RN + sLN are com-
bined as Re and the total equivalent inductance is taken as
Le = La+Lg+LN . In a synchronous reference frame rotating
at ω∗ rad/s, the SVO dynamics given by (29) and (31) in
Appendix A, can be rewritten as-
V˙ = 2µV (V 20 − V 2) + η
NV
[(P0 − P ) cosφ+ (Q0 −Q) sinφ] ;
θ˙s = ω0 − ω∗ + η
NV 2
[(P0 − P ) sinφ− (Q0 −Q) cosφ] .
(17)
Here, θ(t) =
∫
ωdt = ω∗t+ θs(t). Without loss of generality,
the network frequency can be taken as ω∗ and the rotating
reference frame can be taken to be aligned with vg. Note that
the synchronous reference frame used in Section II is aligned
with the oscillator voltage vector v. In the synchronous dq-
frame, the dynamics of the converter output current idq can
be derived as[
I˙d
I˙q
]
=
[ −Re
Le
ω∗
−ω∗ −ReLe
] [
Id
Iq
]
+
1
Le
[
Va cos (θs)− Vg
Va sin (θs)
]
.
(18)
Here, idq = id + jiq = (Id + jIq)/
√
2. For the imple-
mentation shown in Fig. 5, Va = V can be assumed since
the instantaneous feedback of the DC bus voltage is used
to determine the modulating duty ratio m. However, for real
applications, measurement noise propagates directly into the
modulating signal if instantaneous DC bus voltage feedback is
used; instead, the nominal DC bus voltage reference V ∗dc can
be used which gives Va = (vdc/V ∗dc)V . The real power P and
reactive power Q are given as[
P
Q
]
=
NV vdc
V ∗dc
[
cos (θs) sin (θs)
sin (θs) − cos (θs)
] [
Id
Iq
]
. (19)
The DC bus voltage dynamics can be derived as
d
dt
(
1
2
Cdcv
2
dc
)
= Pdc − P. (20)
Using (17), (18), (19), and (20), the small signal model can
be obtained as[
∆x˙
∆v˙dc
]
=
[
A11 A12
A21 A22
] [
∆x
∆vdc
]
+
[
B11
B21
] [
∆P0
∆Q0
]
, (21)
where, x = [∆Id ∆Iq ∆V ∆θs]T and the detail forms of
A11 ∈ R4×4, A21 ∈ R1×4, A12 ∈ R4×1, A22 ∈ R, B11 ∈
R4×2, and B21 ∈ R1×2 are provided in Appendix C. Note
that ∆ denotes small perturbation around the operating point.
B. Fault Ride-Through Operation
During a fault, the circular limiter saturates the current
reference and current error as
i0,sat = (Im/|i0|)i0 =(KmV )i0;
ei = 1/(NV
2){(KmV P0 − P )−j(KmV Q0 −Q)}v,
(22)
where Km = NIm/(
√
2(P 20 +Q
2
0)). Now the modified SVO
dynamics can be obtained by simply substituting P0 and Q0
in (17) by KmV P0 and KmV Q0, respectively. Due to the
over-current limiting compensation (see Fig. 6), the effective
resistance increases as Re = Rvir + R0 and an additional
term +R0i0,sat is added on the right side of (18). The output
current dynamics in the synchronous frame can be derived as
Figure 8. Equivalent model of a uVOC based VSC for small signal analysis.
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i0,sat = (Km/N)(P0 − jQ0)(cos θs + j sin θs). (23)
Following similar steps as the preceding subsection, the small
signal model of the system during fault mode operation can
be derived.
V. CONTROL DESIGN FOR DYNAMIC PERFORMANCE
The virtual resistance Rvir, DC bus voltage regulator,
and the pre-synchronization filter are designed to ensure the
desired dynamic response.
A. Selection of Virtual Resistance
The small-signal model is used to select Rvir once the SVO
parameters are chosen. For GFM operation, we assume that
the DC bus voltage is maintained by a DC source or regulated
by a AC/DC or DC/DC converter stage; therefore, the DC bus
dynamics is ignored. The linearized system dynamics for the
GFM operation is given by
x˙ = A11x+B11 [ ∆P0 ∆Q0 ]
T
. (24)
The system poles are given by λ(A11), where λ(.) denotes
eigenvalue. To illustrate the selection of Rvir, we consider
the VSC listed in Table II to be connected to a stiff grid
with a dominantly inductive network/grid impedance ZN ≈
sLN , LN = 1mH ≡ 8.7% pu. To account for the worst-
case from stability perspective, the LCL filter elements are
assumed to be lossless. Table III lists the system poles for
different values of the equivalent series resistance Re ≈ Rvir.
For Rvir = 0.5%, the system becomes unstable, whereas for
Rvir = 1.15% a stable, yet very lightly damped system results
which is evident from the real part of the complex-conjugate
pole pair. Lastly, a well-damped system response is achieved
for Rvir = 4.9%. Following similar steps, Rvir can be selected
for GFL operation using (24) for µ = 0.
Table III
SYSTEM POLES FOR DIFFERENT VALUES OF Rvir
Re ≈ Rvir λ(A11)
0.5% pu 9.16± 378.12j −47.57 −17.90
1.15% pu −1.94± 377.6j −47.72 −17.91
4.9% pu −66.61± 374.56j −47.61 −17.68
B. DC Bus Voltage Regulation (GFL Operation)
DC bus voltage regulation can be achieved by using the
GFL form of uVOC and dynamically generating P0 using a
closed-loop voltage regulator. To design the DC bus voltage
regulator, the uncompensated open-loop response GOL(s) =
∆vdc(s)/(−∆P0(s)) can be derived from the transfer function
as
Grec(s) = Crec (sI−A)−1B, (25)
where, Grec(s) ∈ C1×2 and I denotes the identity matrix of
dimension 5, Crec = [0 0 0 0 1]. The definitions of A and B
are provided in Appendix C. A lead-lag filter combined with a
PI compensator can be used for closed-loop regulation, given
as follows:
Fdc(s) = Kpdc
(
1 +
1
sTi
)
×
√
ωp
ωz
(
s+ ωz
s+ ωp
)
. (26)
Here, ωp and ωz for the lead-lag filter should be chosen to
achieve sufficient phase boost at the gain cross-over frequency
[32], whereas the integral time-constant Ti should be chosen
for sufficient DC gain through bode plot analysis.
C. Pre-Synchronization
The pre-synchronization filter (see Fig. 6) is essentially a
first-order low-pass filter in the form of a virtual RL branch
taken as
ips = Yps(s)(v − vg); Yps(s) = 1/(sLps +Rps) (27)
The parameters can be chosen as Lps ≈ (La+Lg) and Rps ≈
Rvir. It is worth noting that exact knowledge of the LCL
filter parameters are not required for the parameter selection.
To illustrate the functionality, two distinct use-cases can be
defined for the pre-synchronization filter.
1) STS Closing for GFM Converters Serving Local Loads:
For GFM converters while serving local loads, the voltages
across the STS need to be synchronized prior to closing the
STS. In such scenarios, the pre-synchronization block is run
to generate a virtual current ips, which is added to the actual
converter output current and the resultant total current is used
as feedback to the SVO. The virtual current ips gives an
estimate of the current that would flow between the VSC and
the network at the PoC if the STS were closed. Due to the
virtual current ips feedback, SVO adjusts the oscillator voltage
vector to minimize the virtual real and reactive power flow.
When the amplitude of the virtual current |ips| stabilizes, the
STS can be closed safely.
2) Start-Up in GFL Converters: For GFL operation, the
STS can be closed before the switching of the power devices
are initiated. For instance, during start-up of an active-front-
end rectifier, the DC bus may be charged by using the switch
network as an uncontrolled diode bridge. Meanwhile, the SVO
can be synchronized with the measured voltage vg using the
pre-synchronization filter and once |ips| stabilizes, the DC bus
voltage control loop and the switching of the power devices
can be initiated without large transients.
VI. SIMULATION RESULTS
All simulations are performed in PLECS standalone using
detailed switching model of a three-phase VSC with parame-
ters listed in Table II.
A. Small Signal Model Validation
To validate the small signal model, we consider the DC bus
voltage regulation for active rectifier operation of the VSC
listed in Table II. The DC bus voltage reference is set as
v∗ = 400 V and φ = pi/2 is used. The control parameters
are selected as η = 16.63, µ = 0, Rvir = 0.21 Ω(≡
4.9% p.u.), ωc = 1.2 krad/s, Kpdc = 75 W/V, Ti =
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0.4s, ωz = 5pi rad/s, and ωp = 30pi rad/s. To validate the
analytical model, loop-gain measurement is performed; multi-
tone small signal perturbation is injected in the feedback loop
and the loop gain is calculated at discrete frequency points
from the recorded response [33]. Fig. 9 shows the comparison
between the analytical and measured responses.
Figure 9. Comparison of analytical and measured frequency responses
(Fdc(s)GOL(s)) for DC bus voltage regulation.
B. GFL Operation with Weak Grid
To illustrate the GFL operation with weak grid, we consider
the three-phase VSC described in Section VI-A connected to a
grid with short-circuit ratio (SCR) of 1.9. Through small signal
analysis, the controller is redesigned as Rvir = 23.6 p.u. and
Kpdc = 335 W/V while keeping the other parameters same.
The compensated open-loop response is shown in Fig. 10.
Fig. 11 shows the simulated response. After charging the DC
bus, the closed-loop regulation is initiated at t1. Subsequently,
no-load to full-load and full-load to no-load transitions are
introduced across the DC bus at t2 and t3, respectively. In
both cases, the desired DC bus voltage is quickly restored.
Figure 10. Compensated open-loop response for DC bus voltage regulation
with a weak grid of SCR=1.9.
C. Fault Ride-Through
Next, the VSC is operated as a GFM converter using φ =
pi/2, η = 16.63, µ = 5.2 × 10−4, and Rvir = 0.21 Ω; a
voltage source is used to maintain the DC bus. The grid is
modelled by an ideal AC source with an inductor to emulate
Figure 11. Simulated response of a three-phase active rectifier for DC bus
voltage regulation while connected to a weak grid of SCR=1.9.
different SCRs. First, we consider an SCR of 5. The control
parameters are set as VT = 0.9 p.u., IT = 1.1 p.u., Im = 1
p.u, R0 = 5.25 V/A, tf = 100 ms and τf = 28 ms, whereas
the real power reference is set as P0 = 0.5 p.u. To emulate a
symmetrical AC fault, the AC source voltage magnitude is
suddenly stepped down from 1 p.u. to 0.3 p.u. at t = 2s
(see Fig. 12). Once the fault is detected, the reactive power
reference Q0 is raised to utilize remaining current capability
of the VSC as Q0 =
√
S2rated − P 20 . The converter clamps
the output current at 1 p.u. and once the fault is cleared, i.e.
source voltage returned to 1 p.u. at t = 2.3s, the VSC resumes
normal operation. The experiment is repeated for an SCR of
1.9 and the corresponding result is shown in Fig. 13.
Figure 12. Simulated converter response to a symmetrical AC fault with a
voltage magnitude of 0.3 p.u. and SCR of 5.
Figure 13. Simulated converter response to a symmetrical AC fault with a
voltage magnitude of 0.3 p.u. and SCR of 1.9.
Note that for relatively stronger grids, to limit the initial
current overshoot at the instants when a fault occurs and clears,
a band-limited virtual inductance can be used in addition with
the virtual resistance as (Rvir+sLvir)/(s/ωc+1) in (15); Lvir
can be included in Le for small signal analysis and parameter
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selection described in Section IV and V. Lvir = 1 mH is used
for the simulation result shown in Fig. 12.
D. Validation of Droop Response
The VSC is run in GFM operation using φ = pi/2 and the
grid frequency and voltage are varied to validate the droop
response given by (8) and (13). Fig. 14 shows the comparison
between the simulated and analytical droop responses.
Figure 14. Comparison of analytical and simulated droop responses - (a) real
power vs. frequency for |vg| = 1 p.u., (b) reactive power vs. voltage for
fg = 60 Hz.
VII. EXPERIMENTAL RESULTS
The GFL and GFM operations of uVOC are validated
through hardware experiments using laboratory prototypes. For
all the experiments described in the following subsections,
digital control is implemented using Texas Instruments’ C2000
digital signal processor (DSP) TMS320F28377S.
A. DC Bus Voltage Regulation (GFL Operation)
A single-phase active rectifier with parameters listed in
Table II is used. For single phase operation the rated real
and reactive powers are given as Prated = 3 kW and
Qrated = 1.5 kVAR, respectively. To prevent propagation of
measurement noise, the nominal DC bus voltage reference is
used for calculating the modulating signal m. The nominal
DC bus voltage is set as v∗ = 200 V; φ = pi/2 is used and
the control parameters are selected as η = 16.63, Rvir =
0.21 Ω,Kpdc = 40 W/V, Ti = 0.4s, ωz = 5pi rad/s, and
ωp = 30pi rad/s for a control bandwidth of ≈ 7pi rad/s with
gain margin of ≈ 25.6 dB and phase margin of ≈ 71.5o at no
load condition.
First, an AC voltage source is used to emulate a strong
grid. Fig. 15(a) shows the start-up transient. DC bus charging
and soft start-up is achieved by using the method presented
in Section V-C2; DC bus voltage regulation and converter
switching are initiated at t1. The DC bus voltage is quickly
stabilized at the reference value. Fig. 15(b) shows the steady-
state voltage and current shapes when serving ≈ 1.5 kW load
and the reactive power reference is set as Q0 = 0. Next,
reactive power dispatch is introduced. The rectifier serves
≈ 1.2 kW DC load, when a step change in the reactive
power reference (Q0 = 500 VAR to Q0 = −500 VAR)
is introduced; the corresponding waveshapes are shown in
Fig. 16(a). The reactive power reference Q0 and the output
reactive power Q measured by the DSP are shown on the
Figure 15. DC bus voltage regulation using GFL form of uVOC - (a) start-up
transient, (b) steady-state voltage and current shapes.
scope using two Digital-to-Analog (DAC) channels on the
DSP. The opposite step response from Q0 = 500 VAR to
Q0 = −500 VAR is shown in Fig. 16(b). In both cases,
accurate tracking of the reactive power reference is obtained
with minimal transient. The steady-state voltage and current
shapes for Q0 = −500 VAR and Q0 = 500 VAR are shown
in Fig. 17(a) and Fig. 17(b), respectively.
Figure 16. Response to step change in reactive power reference- (a) Q0 =
500 VAR to Q0 = −500 VAR, (a) Q0 = −500 VAR to Q0 = 500 VAR.
Figure 17. Steady-state wave-shapes for - (a) Q0 = 500 VAR, (b) Q0 =
−500 VAR.
Next, to evaluate the controller under weak grid condition,
6 mH inductor is inserted between the AC source and the
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VSC, which gives an SCR of ≈ 1.9. The converter response
to a step change in the DC load from 0 to ≈ 1.4 kW is shown
in Fig. 18(a) and the corresponding steady-state response is
shown in Fig. 18(b). For weak grid operation, the control
parameters were redesigned as Rvir = 1 Ω,Kpdc = 120 W/V,
while keeping the other parameters same as that for strong
grid operation. For the chosen values, the small signal model
given by (25) estimates a control bandwidth of ≈ 4.4 Hz at
P = 1.4 kW with a gain margin of ≈ 23 dB and phase margin
of ≈ 107o which suggests a damped response with a settling
time on the order of 1/(4.4Hz) = 227 ms, whereas during
the experiment the DC bus voltage exhibits damped response
and settles within ≈ 250 ms (see Fig. 18(a)). It is worth
noting that for this configuration the space vector oscillator
achieves stable operation with an effective X/R ratio of ≈ 2.8
since Rvir appears in the equivalent resistance seen by the
oscillator; hence, assumption of a dominantly inductive grid
is not required for the the SVO to retain synchronization.
Figure 18. GFL operation in weak grid condition (SCR=1.9) - (a) response
to step change in DC load, (b) steady-state operation.
B. Fault Ride-Through
The single-phase VSC is programmed for GFM opera-
tion using the control parameters same as those used in
Section VI-C. Initially, the VSC serves a local load of 3
kW in islanded condition; an inductor of 6 mH is used
between the load and the VSC to emulate an SCR of 1.9.
A fault is introduced by shorting the load terminals and the
corresponding converter response is shown in Fig. 19. The
converter utilizes its full current capability to provide voltage
support at the PoC. Once the short circuit is removed, normal
operation is resumed quickly.
Figure 19. Converter response to a short-circuit fault with an SCR of 1.9.
Figure 20. Fault ride-through response when a dead-short is introduced at
the converter terminal.
Figure 21. Fault ride-through response to a dead-short at the converter
terminal - (a) when fault occurs, (b) when fault is cleared.
Next, the inductor is removed and the load is connected at
the PoC. An effective dead-short is introduced at the PoC and
the response is shown in Fig. 20; the converter clamps the
output current at the rated value during the fault and once
the short is removed, the converter quickly returns to pre-
fault condition supplying the load. The zoomed-in responses
at the fault instant and the fault clearing instant are shown in
Fig. 21(a) and Fig. 21(b), respectively. The filter capacitor
Cf is ignored in the small signal analysis in Sections IV
and IV-B; however, the OCL compensation may trigger high
frequency resonance in the range of few hundred Hz to few
kHz. Passive damping, such as a series resistance with Cf ,
or active damping methods can be employed to avoid such
resonances. An observer based active damping method similar
to [34] was used during the experiments, which is considered
out of scope for this paper and not reported in the interest of
space.
C. GFM Operation
uVOC GFM operation is validated in a hybrid AC-DC
microgrid. The microgrid structure is shown in Fig. 22. Two
battery storage units are connected to 380V DC buses through
non-isolated DC/DC converters. Two interlinking converters
(ILCs) are used to connect the DC systems to the AC side.
Each ILC can connect/disconnect to/from the AC microgrid
using static transfer switches (STS1 and STS2) and the AC
microgrid can be islanded using another STSg . The front-ends
of the ILCs are rated at Prated = 3 kW, Qrated = 1.5 kVAR,
and V0 = 240.0 V. The control parameters are chosen as
η = 133, µ = 5.3 × 10−4, and Rvir = 0.2 Ω for φ = 0
following the guidelines presented in Sections III-A and V .
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Figure 22. Hybrid AC-DC microgrid setup.
1) Islanded Operation: Islanded operation (STSg open) of
the hybrid AC-DC microgrid system is illustrated in Fig. 23,
where the two interlinking converters ILC1 and ILC2 serve
the AC load. Fig. 24 shows the pre-synchronization process
for ILC1, when STSg is closed and STS1 is open. Before syn-
chronization, a large phase mismatch is observed between vf1
and vg1 (Fig. 24(a)). Using the proposed pre-synchronization
method, synchronization is achieved, shown in Fig. 24(b).
The speed of the pre-synchronization process varies as a
function of the initial phase, frequency, and voltage magnitude
difference; trajectory analysis or numerical simulation may be
used to determine the expected longest time required under
various initial conditions. During the experiment shown in
Fig. 24, pre-synchronization is achieved within < 1 s. At this
condition, ILC1 can be connected to the grid by closing STS1.
The corresponding transient is shown in Fig. 25.
Figure 23. ILC1 and ILC2 serving the AC load in islanded condition (STSg
open; STS1 and STS2 are closed).
2) Grid-Connected Operation: In grid-connected opera-
tion, the converter output current without using the harmonic
compensation method is illustrated in Fig. 26(a). Evidently,
higher order harmonics are present in the output current. Using
resonant filters given in (15) at h = 3, 5, 7, 9, 11, and 13,
the distortion is compensated and the corresponding current
shape is shown in Fig. 26(b). Next, unintentional islanding is
demonstrated in Fig. 27. Prior to disconnecting from the grid
by opening STSg , the ILC1 draws real power from the grid
(idc1 < 0). At the opening of STSg , marked by the transition
in grid current igT , the power-flow through the ILC1 reverses
Figure 24. Pre-synchronization of ILC1 when STS1 is open and STSg is
closed- (a) before synchronization, (b) synchronized condition.
Figure 25. ILC1 is connected to the grid by closing STS1 after synchro-
nization is achieved.
immediately and the load current iL does not experience any
noticeable disturbance.
Oscillator based control, such as dVOC, was initially
conceived based on a number of simplifying assumptions;
all sources in the network were assumed to be oscillator
based and the power converters were treated as ideal voltage
sources ignoring the nonidealities of real systems such as
harmonic distortion originating from network/grid side or
deadtime/blanking time of the power devices. However, such
simplifying assumptions are not required for the analysis and
design of uVOC which is validated through the experimental
results showing grid-tied operation for both GFL and GFM
applications and harmonic current suppression. It is worth
noting that uVOC is still an emerging technology in its
early developmental phase. Established methods such as VSM
Figure 26. Harmonic compensation in converter output current- (a) without
harmonic suppression filters, (b) with harmonic compensation using (15).
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Figure 27. AC load does not experience any disturbance (uninterrupted load
current iL) when the system is islanded unintentionally by opening STSg .
enables synthetic inertia emulation and decades of research has
established standard practices and implementation guidelines
under a variety of application conditions. The established
controllers offer intuitive insight into their synchronization
mechanism leading to simplified design. In this work, physical
interpretation of the synchronization process of uVOC is pre-
sented. Furthermore, effective fault ride-through capability and
operation under weak grid conditions have been demonstrated.
Overall, the key distinctions of uVOC in context of the state-
of-the art GFM controllers are summarized in Table IV.
Table IV
COMPARISON AMONG CONTROLLERS
Droop/
VSM
PSC dVOC uVOC
GFL operation with weak grid N/A Yes No Yes
Controller switch needed during fault Yes Yes N/A No
Inertia emulation capability Yes No No No
AC voltage control loop needed Yes No No No
VIII. CONCLUSION
An oscillator based control, namely uVOC, is presented for
grid connected and islanded voltage source converters taking
advantage of the rigorous analytical framework provided by
such oscillator based methods. The proposed uVOC provides
a comprehensive analysis and unified design solution for
grid following and grid forming converters. The presented
analysis provides an intuitive physical interpretation of the
synchronization mechanism of uVOC. Through experiments,
the proposed GFL controller is shown to retain synchro-
nization with strong and weak grids which enables to avoid
synchronization issues of PLLs under weak grid operation. DC
bus voltage regulation is also demonstrated using the proposed
GFL controller. The GFM controller achieves seamless tran-
sition from islanded to grid-connected mode using the PLL-
less pre-synchronization method as well as serves local loads
without interruption in an event of unintentional islanding.
Enhanced fault-ride through capability is demonstrated without
the need for switching to a back-up controller.
APPENDIX A
DROOP RESPONSE OF OSCILLATOR
For an arbitrary rotation angle φ, the SVO GFM dynamics
can be derived as
d
dt
(v) = [j {ω0 + η(eiP sinφ+ eiQ cosφ)}
+
{
µ(V 2p0 − V 2p ) + η(eiP cosφ− eiQ sinφ)
}
]v.
(28)
Comparing (1) and (28), the dynamics along the d axis can
be found as
V˙ = 2µV (V 20 − V 2) + η
NV
[(P0 − P ) cosφ+ (Q0 −Q) sinφ] .
(29)
Here, V0 = Vp0/
√
2 and V = Vp/
√
2. By setting ddt (V ) = 0
and from the dynamics along the q-axis, the instantaneous
droop response can be derived as follows:
V 2 = V 20 +
η
2µNV 2
[(P0 − P ) cosφ+ (Q0 −Q) sinφ] ; (30)
ω = ω0 +
η
NV 2
[(P0 − P ) sinφ− (Q0 −Q) cosφ] . (31)
The operating voltage can be derived by solving (30) as
V =
V0√
2
[
1 +
[
1 +
2η [(P0 − P ) cosφ+ (Q0 −Q) sinφ]
µNV 40
] 1
2
] 1
2
.
(32)
APPENDIX B
DESIGN OF η AND µ
First, we consider φ = pi/2 which relates real power with
instantaneous frequency and reactive power with instantaneous
voltage vector magnitude.
1) P − ω, Q − V Droop (φ = pi/2): For φ = pi/2, the
operating point is given by
V =
V0√
2
[
1 +
[
1 +
2η
NµV 40
(Q0 −Q)
] 1
2
] 1
2
; (33)
ω = ω0 +
η
NV 2
(P0 − P ). (34)
For the selection of µ and η, we set P0 = 0, Q0 = 0 which
results in V = V0, ω = ω0 for P = 0, Q = 0. The real power
output should reach the rated value at the maximum allowable
frequency deviation as
Prated =
NV 2max
η
∆ωmax, (35)
where, Vmax denotes the maximum voltage RMS. η can be
selected using (35). The reactive power output for a given
voltage V can be obtained from (33) as
Q =
Nµ
2η
{
V 40 − (2V 2 − V 20 )2
}
. (36)
For a given ∆Vmax, |Q|V=Vmax > |Q|V=Vmin and therefore,
to ensure |Q| ≤ Qrated over the entire operating range, µ is
selected using
µ
η
=
2Qrated
N
1
(2V 2max − V 20 )2 − V 40
. (37)
2) P − V , Q − ω Droop (φ = 0): For φ = 0, similar
analysis can be done to obtain
Qrated =
NV 2max
η
∆ωmax; (38)
µ
η
=
2Prated
N
1
(2V 2max − V 20 )2 − V 40
. (39)
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 A11 A12
A21 A22

φ=pi2
=

−ReLe ω∗ kvLe cos (θs) −kvVLe sin (θs) VV ∗dcLe cos (θs)
−ω∗ −ReLe kvLe sin (θs) kvVLe cos (θs) VV ∗dcLe sin (θs)
−ηkv sin (θs) ηkv cos (θs) 2µ(V 20 − 3V 2)− ηQ0NV 2 −ηkvξ1 −ηξ2/(V ∗dc)
−ηkvV cos (θs) −ηkvV sin (θs) − 2ηP0NV 3 + ηkvξ1V 2 ηkvξ2/V −ηξ1/(V V ∗dc)
− NVCdcV ∗dc cos (θs) −
NV
CdcV ∗dc
sin (θs) −Nξ1/(CdcV ∗dc) NV ξ2/(CdcV ∗dc) 0

;
 A11 A12
A21 A22

φ=0
=

−ReLe ω∗ kvLe cos (θs) −kvVLe sin (θs) VV ∗dcLe cos (θs)
−ω∗ −ReLe kvLe sin (θs) kvVLe cos (θs) VV ∗dcLe sin (θs)
−ηkv cos (θs) −ηkv sin (θs) 2µ(V 20 − 3V 2)− ηP0NV 2 ηkvξ2 −ηξ1/(V ∗dc)
ηkv
V sin (θs) −ηkvV cos (θs) 2ηQ0NV 3 − ηkvξ2V 2 ηkvξ1/V ηξ2/(V V ∗dc)
− NVCdcV ∗dc cos (θs) −
NV
CdcV ∗dc
sin (θs) −Nξ1/(CdcV ∗dc) NV ξ2/(CdcV ∗dc) 0

;
B11 =
 0 0 ηNV cos (φ) ηNV 2 sin (φ)
0 0 ηNV sin (φ) − ηNV 2 cos (φ)
T ; B22 = [ 0 0 ] , where
 ξ1
ξ2
 =
 Id cos (θs) + Iq sin (θs)
Id sin (θs)− Iq cos (θs)
 .
(42)
APPENDIX C
SMALL SIGNAL MODEL OF UVOC BASED VSC
Using (17), (18), (19), and (20), the dynamics of the uVOC
based VSC can be organized as
x˙c = F(xc, u). (40)
Here, xc = [∆Id ∆Iq ∆V ∆θs ∆vdc]T and u =
[∆P0 ∆Q0]
T . The linearized system is obtained as
x˙c = Axc +Bu;
A =
[
∂F
∂xc
]
(xeq,ueq)
; B =
[
∂F
∂u
]
(xeq,ueq)
.
(41)
For ease of analysis for different forms of the controller, the
state vector xc is partitioned as xc = [xT vdc]T and the
linearized matrices A and B are partitioned accordingly to
obtain (21). The detail forms of the different matrices in (21)
are given in (42).
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